Semiconductor package



FIG. 1 is a front and upper right perspective view of a semiconductorpackage showing our new design;

FIG. 2 is a rear elevational view thereof;

FIG. 3 is a side elevational view thereof; and,

FIG. 4 is a bottom plan view thereof.

The ornamental design for a semiconductor package, as shown anddescribed.